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Abstract— Continuous conduction mode power factor correction (PFC) without input current 
measurement is a step forward with respect to previously proposed PFC digital controllers. Inductor volt-
second (vsL) measurement in each switching period enables digital estimation of the input current, but an 
accurate compensation of the small errors in the measured vsL is required for the estimation to match the 
actual current. Otherwise, they are accumulated every switching period over the half line cycle, leading to 
an appreciable current distortion. A vsL estimation is proposed, measuring the input (vg) and the output 
voltage (vo). Discontinuous conduction mode (DCM) occurs near input line zero crossings, and is also 
detected by measuring the drain-to-source MOSFET voltage, vds. Parasitic elements also cause a small 
difference between the estimated voltage across the inductor based on input and output voltage 
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measurements and the actual one, which must be taken into account to estimate the input current in the 
proposed sensorless PFC digital controller. This article analyzes the current estimation error caused by 
errors in the on-time estimation, voltage measurements, and the parasitic elements. A new digital feedback 
control with high resolution is also proposed. It cancels the difference between DCM operation time of the 
real input current, ( gDCMT ) and the estimated DCM time (
reb
DCMT .). Therefore, the current estimation is 
calibrated using digital signals during operation in DCM. A fast feedforward coarse time error 
compensation is carried out with the measured delay of the drive signal, and then a fine compensation is 
achieved with a feedback loop that matches the estimated and real DCM time. Experimental results are 
shown for a 1 kW boost PFC converter over a wide power and voltage range.  
Index Terms— Digital control, Power factor correction, Digital error compensation, Sensorless 
controller, Boost converter, Continuous conduction mode. 
I. INTRODUCTION 
Some advantages that motivate the use of digital control in PFC stages include: reduction of discrete 
components, reduction of size, reduction of sensitivity to parameter tolerances, ease of controller 
implementation and extension of its performance limits. A resistive sensor is the most commonly used 
solution for current sampling. The power dissipated by this resistor causes a hot spot in the converter, as is 
shown in Fig. 1. The first criterion to determine the value of the resistor is often the gain of the amplifier 
stage (Fig. 2) [1]. Furthermore, the current analog-to-digital converter (ADC) must have a wide bandwidth, 
increasing the cost in comparison with voltage ADCs. Focused on proposing cost-effective solutions 
without losing performance, current estimation techniques based on voltage measurements are presented in 
[2]-[4] and [5] for single-phase and multiphase converter applications, respectively. For PFC applications, 
several works have been presented to avoid sensors or ADC chips in the converter, simplifying the control 
circuit. Approaches such as [6], [7] eliminate the voltage sensor in the input or output voltage, [8] uses the 
diode current as a variable to compute the duty cycle, and [9] and [10] avoid the use of an ADC chip in the 
  
 
current acquisition, but a current sensor is used. In [11], the current sensor is avoided to detect zero current 
in a critical mode (CRM) Boost converter. 
In continuous conduction mode (CCM) Boost PFC converters, the most recent works proposing current 
sensorless solutions to obtain power factor correction are [12]-[17]. A PFC without any ADC, using analog 
comparisons is presented in [12], while a predictive duty-cycle is presented in [13] and [14] with an 
implementation in a DSP and in an FPGA, respectively. In [15] and [16], the current loop is avoided with a 
sinusoidal input voltage, while the same approach is improved in [17] under distorted input voltage.  
With the above mentioned controllers, high power factor value and low THD of the input current (THDi) 
is achieved in the voltage and power ranges presented for each reference in Fig 3 (according to the 
experimental results presented in each work). Furthermore, the influence of the parasitic elements and the 
effects of the non-idealities are not analyzed in detail. The green area represents the goal of this work, that 
corresponds with the typical range of commercial analog ICs [18] for CCM PFC controllers (universal 
input voltage range and wide output power range). 
           
(a)                        (b) 
Fig 1. (a) Traditional PFC converter with current sensor. (b) Thermal image at full load  
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Fig. 2 (a) Typical PFC scheme with digital control and a current sensor. (b) Analog to digital conversion circuit of the input current. 
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Fig. 3. Input voltage and power range of the recent works in sensorless PFC controllers. The green area represents the goal of this work. 
This work is based on the previous ones [19]-[22] where the input current rebuilding concept is used. The 
variable volt-seconds (vsL) across the inductor is estimated in each switching period, and the small error 
(current estimation error) accumulated per switching period over the half line cycle causes current 
distortion. The effect of the switching delays is presented in [19]. The aim of this work is to: 
- Present a fast and coarse feedfoward control to compensate automatically the effect of the switching 
delays, presented in the previous work [19], measuring these delays every switching period. 
- Study and model the influence of the different sources of current estimation error: parasitic elements 
and errors in the voltage acquisition data. 
  
 
- Propose a fine low frequency feedback control, with high resolution, to compensate automatically the 
current estimation error. 
 This paper is organized as follows. A brief overview is provided in Section II on input current estimation 
without a current sensor. Section III shows estimation errors due to errors in data capture voltage, which are 
caused due to tolerances and offsets in the voltage measurement circuits (resistors, ADC, etc.), the 
differences between the estimated inductance and the real one, the influence of the parasitic elements, and 
delay in the drive signal. Digital compensation of the errors is described in Section IV, supported with 
simulation results. An auxiliary circuit for DCM detection is presented in Section V and applied to a new 
approach for feedback correction of the estimation error in Section VI. Experimental results are presented 
in Section VII for a 1 kW Boost converter operated over a wide range of input voltages and load power 
levels. 
II. DIGITAL CURRENT ESTIMATION WITHOUT CURRENT SENSOR 
Figure 4 shows the simulation block diagram of the current estimator implemented in the digital device, 
which represents a behavioral model of the boost converter shown at the top of the figure. The input and 
output voltages of the converter (vg and vo) are applied to the inductance L, and define the value of the real 
input current (ig), so they have to be measured and quantized to estimate the current value in the digital 
controller. The hardware scheme of the current estimator is presented in [19]. Digital input and output 
voltage data (vg* and vo*) have a LSB resolution (expressed in volts per bit) represented by qg and qo, 
respectively, and given by 

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


bits
Volts
v
vq
bits
Volts
v
v
q
o
o
o
g
g
g ** ;   .               (1) 
The inductor voltage is defined by the power converter state (ON-state or OFF-state), being emulated in 
the current estimator by the signal on-off, which drives the power switch Q giving a digital estimated 
inductor voltage, vL*, and a rebuilt inductor voltage, vL,reb. Ideally, the ON and OFF times are known 
because they are generated by the controller. The value of q represents the LSB resolution defined by the 
  
 
designer. Ideally, q=qg=qo, but a real analog-to-digital conversion causes a small difference between them: 
   oogg qqqq   1;1                  (2) 
being g  and o the percentage error of the input and output analog-to-digital conversions, respectively. 
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Fig 4. (a) Basic model of the boost converter (b) Boost converter current estimator  
Theoretically, the inductance L, is known, but tolerances, temperature, switching frequency and the 
inductor current value depending on the core material cause a difference between the estimated value of the 
inductance (Lest) and the real one. The inductor is modeled as an integrator with a gain equal to the inverse 
of its inductance, whose output is the digitally rebuilt (estimated) input current ireb. This signal, ireb, is used 
in the PFC current loop instead of the real ig. 
TABLE I. LIST OF CORRESPONDENCE BETWEEN THE ANALOG AND THE DIGITAL VARIABLES 
 Real Estimated Units 
Inductor 
voltage 
ON gL vv   qq
v
v
g
g
rebL ,  [V] 
OFF ogL vvv   qq
v
q
v
v
o
o
g
g
rebL 


 , [V] 
Inductance value L Lest [mH] 
ON-time ton *ont  [seconds] 
Input current ig ireb [A] 
  
 
TABLE II. EXPRESSION OF THE CURRENT RIPPLE FOR THE REAL AND REBUILT INPUT CURRENT 
 ON-state OFF-state 
Real input current (ig [A]) on
g
g tL
v
i    onswogg tTL
vv
i   
Rebuilt input current (ireb [A]) *on
est
g
reb tL
qv
i     *** onsw
est
og
reb tTL
qvv
i   
 
Table I shows the correspondence between the analog variables (real variables in the converter) and 
their corresponding digitally estimated variables expressed in the same units. These variables define the 
value of ig and ireb according to the expressions presented in Table II, where ig and ireb are the peak-to-
peak current ripple of the real and rebuilt input current, respectively.  
If analog and digital variables are equivalent, with qvv gg
* , qvv oo *  with og qqq  , estLL   and 
*
onon tt  , both currents agree ( greb ii  ), and the waveforms are as presented in Fig. 5, where ireb[k] 
represents the estimated current in the clock cycle k, and ][ jireb
  and  swg jTi  the estimated and real 
current at the end of the switching cycle j (valley values), respectively. In this situation, there is no 
current estimation error, defined as the difference between gi  and rebi  expressed in amps rebgerror iii   , 
and therefore rebi  corresponds with an accurate quantization of gi  in this case. 
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Fig. 5. Digital signal ireb[k], compared with the analog real input current iin, under ideal conditions. The on-off signal is the output of the digital 
device and vL the analog inductor voltage. 
  
 
At the beginning of the half line cycle, it is fulfilled that ireb=ig=0. Since the input current is not 
measured, the line zero-crossings are the only points where the real current is known.  
Small errors in the digital variables compared with the analog (Table I) cause a current estimation error 
in each switching period j. Main current estimation errors are due to: 
- Voltage data errors due to the tolerances of the voltage dividers, noise, offset, quantization process or 
non-linearity of the ADCs ( qvv gg
* and/or qvv oo *  and/or qqq og  ), 
- the difference between the estimated inductance (Lest) and the real one (L), so in this case (L ≠ Lest), 
- the influence of the parasitic elements (RL, Ron, RD, VD) 
- the drive signals’ delays ( *onon tt  ) 
All of these errors are described separately in Section III, where the current estimation error caused by 
these different situations is modeled. 
III. MODELING THE CURRENT ESTIMATION ERRORS 
To simulate the effect of the different causes of error, and make a first validation of the model, the block 
presented in Fig. 4 has been built in MATLAB/Simulink® and PLECS®. In this work only the switching 
converter has been carried out with PLECS®, and a behavioral control algorithm has been described in 
Simulink, as is shown in Fig. 6. 
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Fig. 6. Simulations Blocks in Simulink with PLECS toolbox. Bottom: PLECS subcircuit in Simulink with the current estimator. Top: Boost 
converter in PLECS with a block to simulate the drive signal delays 
 
The values of the real input current ig and the estimated input current ireb, in CCM at the end of a 
switching period j,  swin jTi  and  jireb  respectively, are defined by expressions (3) and (4) according to 
Fig. 7 and the current estimator (Fig. 4 and 6) 
           jdjvjv
L
TTjijTi ogswswgswg '1      ,        (3) 
         

   jdq
qjv
q
qjv
L
Tjiji
o
o
g
gsw
rebreb '1     ,        (4) 
where (1-d[j]) is notated as d’[j], and constant voltage values are assumed over the switching period j. 
Therefore, the current estimation error, defined as rebgerror iii  , is evaluated at the end of the switching 
period, being the difference between (3) and (4), and given by (5) for a switching period n 
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 
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j o
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g
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q
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L
Tni
0
]['1][1][][   .       (5) 
The error from (5) can be expressed in function of ireb 
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and it is possible to define the value of the real input current in the switching cycle n, as 
    
 

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Both expressions, (6) and (7) have two different terms, the first one defines a current proportional to ireb, 
which is the variable controlled by the PFC controller, so it has a sinusoidal shape. Therefore, the first term 
does not create distortion (harmonics) in ig. The second term is not sinusoidal, causing a current distortion 
and decreasing the power factor value. It can be seen how this current is non-zero when og qq  . Figure 8 
shows the simulated waveforms of the currents ireb and ig at the top of the figure, and the simulated current 
error ierror,sim compared with the modeled error defined by (6), ierror, when qqq og  ,  
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Fig. 7. Digital estimated current ireb[k] compared with the analog real input current iin under errors in data capture voltage across the inductance 
when qg ≠ qo ≠ q. The on-off signal is the output of the digital device and vL the analog inductance voltage. 
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Fig. 8. Steady state simulated waveforms with the Simulink/PLECs model of the system with Vg=230 Vrms, Vo=400 Vdc, Po=640 W, fsw=72 
kHz, L=1mH and C=220 F when q=0.4617 V/bit, qg=0.4620 V/bit, qo=0.4624 V/bit  
 
The second cause of error analyzed in this work is the current estimation that appears due to the 
difference between the real inductance (L) and the estimated Lest, (L ≠ Lest). The behavior of the sensorless 
boost converter is shown in Fig. 9 in the switching periods j and j+1 when L ≠ Lest and qqq og  , i.e. 
considering the inductance error only. 
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Fig. 9. Digital estimated current ireb compared with the analog real input current iin, when the estimated inductance value Lest is higher than the 
real L. The on-off signal is the output of the digital device, and vL the inductance voltage. 
 
  
 
According to Fig. 9, the current values are defined at the end of the switching period j, by  
           jdjvjv
L
TTjijTi ogswswgswg '1     ,          (8) 
          jdjvjv
L
Tjiji og
est
sw
rebreb '1      .          (9) 
Comparing (8) and (9), the relation between ireb and ig yields to expressions (10) and (11) for iin and ierror, 
respectively. As it has been addressed before, ireb is the variable controlled by the PFC control algorithm, so 
it has a sinusoidal shape (proportional to the input voltage). Considering L constant over the line cycle, iin is 
sinusoidal too, and no current distortion appears despite the current estimation error 
L
Lii estrebg     ,                   (10) 


  1
L
Lii estreberror   .                 (11) 
 
Fig. 10. Steady state simulated waveforms with the Simulink/PLECS model of the system with Vg=230 Vrms, Vo=400 Vdc, Po=640 W, fsw=72 
kHz, L=1mH and C=220 F when Lest=1.8 mH V/bit, q=qg=qo 
 
At this point, it can be seen that the difference between qo and qg causes current distortion and 
decreases the PF value because it means a difference between the V/bit resolution in the ON-state and in 
the OFF-state, and consequently, a difference in the A/bit also. So, to analyze the behavior of the PFC 
  
 
controller with the current estimator it can be considered q=qg and Lest=L, and the current error, 
accumulated in the n switching period, is defined by 
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The last cause of current distortion analyzed in this work is the influence of the parasitic elements. 
Figure 11 shows the model of the boost converter with parasitic elements, being RL the effective series 
resistor of the inductor, VD and RD the forward voltage at zero current and the ON-state resistor of the 
power diode, and Ron the MOSFET on-resistance.  
 
Fig. 11. Boost converter diagram with parasitic elements. 
 
  stateOFFif
stateONif
vViRRv
iRRv
v
oDgDLg
gonLg
L 


             (13) 
The controller varies the duty cycle d such that the average input current over the switching period, 
egg Rvi  , where the emulated resistance Re is chosen by the controller to obtain the desired dc output 
voltage. By solving the volt-second balance in L, assuming the small ripple approximation, 
     dVdiRdiRiRdvv DgDgongLog  111   .      (14) 
Substituting egg Rvi   in (14), it is possible to solve the command d given by the PFC controller to 
obtain a sinusoidal current [23] 
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Defining parv as the average voltage drop across the parasitic elements, in each switching period, 
      goDgDgongLpar vdvdVdiRdiRiRv  111   ,     (16) 
and substituting (15) in (16),  
 
    


 
 1
eoDDong
eLono
gpar RvVRRv
RRRvvv   .           (17) 
Figure 12 shows the <ig> and <ireb> waveforms when the estimated volt-seconds across the inductor 
are less than the actual ones due to the non-compensation of the parasitic effects with Vg = 230 Vrms, 
Vo = 400 Vdc, Po = 640 W, fsw = 72 kHz and reactive components L = 1 mH, and C = 220 F. The 
parasitic elements are RL = 0.3 , RD = 0.08 , VD = 1.8 V, Ron = 0.18 . These values are obtained in 
the datasheets of the RHRP860 Fairchild Power Diode and the IRFP27N60K International Rectifier 
Power MOSFET, the switching devices used in the laboratory prototype. It can be observed how due to 
the current estimation error, ig is not sinusoidal, with PF=0.728 and THDi=49 %. 
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Fig. 12. Simulated current waveforms without consideration of the parasitic elements influence. Top: Real and rebuilt input current. Bottom: 
Simulated current estimation error 
 
An additional error in the estimated volt-seconds applied to the inductor is caused by time errors and is 
addressed in [19], where it is concluded that they are mainly due to the difference between the ON-time 
applied in the real converter (ton) and the estimated ON-time, *ont . The effect of this time error is shown in 
Fig. 13, defining      jtjtjt ononon *  as the on-time modification in the switching period j, 
     jt
L
jv
ni
nj
j
on
o
error 


1
  .                (18) 
  
 
 
Fig. 13. Digital signals estimated current ireb[k] compared with the analog real input current ig, with a on-time modification ton for the 
switching periods j and j+1. The on-off signal is the output of the digital device and the inductor voltage, vL 
 
IV. DIGITAL CORRECTION OF THE CURRENT ESTIMATION ERRORS 
Two compensation strategies, working at the same time, are presented in this section. The first one is 
time compensation, presenting an improvement in comparison with the previous work [19]. The on-time 
error  jton  is measured every switching period and it is compensated by accounting for it when the 
digital circuit calculates the required on-time in every switching period. In this case, as is presented in 
[20], an auxiliary circuit, which includes a resistor divider and a signal diode, is used to detect the drain-
to-source voltage drop across the power MOSFET and obtain the digital signal ( digdsv ) which indicates the 
real ON-OFF transitions in the boost converter, as is presented in Fig. 14. 
The digital controller compares the on-off with digdsv  to measure the ON-time modification every 
switching period (      jtjtjt onoffoffonon   ) in terms of clock periods of the digital circuit. 
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Fig. 14. Auxiliary circuit to adapt the drain-to-source voltage as a digital signal. Comparison with the on-off signal and  
the drive signal’s delays ton-off and ton-off 
 
This strategy constitutes a coarse and fast feedforward compensation of the volt-second/current errors 
caused due to time errors. The resolution of the ton measurement depends on the clock period of the 
digital device and the minimum error is ±Tclk/2 [22]. For the Boost parameter presented before and a 
clock period of 10 ns, (±Tclk/2= ±5 ns) causes a current error accumulated in the last switching period nu 
of the half line cycle of, ierror[nu] = ±1.40 A, where nu=fsw/(2fu). 
The second error compensation strategy is based on the estimation of the inductor voltage drop by 
modifying the current estimator block presented in Fig. 4. The new approach is presented in Fig. 15, 
introducing the digital signal vdig which modifies the output voltage data in the current rebuilding 
algorithm. 
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Fig. 15. Behavioral model of the current estimator when the current estimator error is compensated modifying only the output voltage data. 
The signal vdig adds to vo an average value in each switching period expressed in volts (q=qg), given by 
  
 
(19): 
 dqvv gdigdig  1                   (19) 
If it is considered only the effect of the parasitic elements, the value of vdig that compensates this effect 
is obtained comparing (16) and (18) to assure digpar vv  , obtaining: 
   
 Lone
DongeDLono
g
dig RRR
RRvRVRRv
q
v 
 1              (20) 
It can be observed how expression (20) describes a waveform almost constant over the line cycle, 
neglecting the output voltage ripple oo Vv  , and approximating Don RR  . Figure 16 shows the 
simulation result with Vg = 230 Vrms, Vo = 400 Vdc, Po = 640 W, fsw = 72 kHz and reactive components L 
= 1 mH, and C = 220 F. The values of the parasitic elements are RL = 0.3 , RD = 0.08 , VD = 1.8 V 
and Ron=0.18 . The resulting power factor, with this first approximation, is 0.991 with a THDi = 5.41 % 
improving the results obtained in Fig. 12). 
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Fig. 16. Simulation results with the proposed compensation assuming oo Vv   and Don RR   with Vg=230 Vrms, Vo=400 Vdc,  
Po=640 W, fsw=72 kHz and reactive components L=1 mH, and C = 220 F. The values of the parasitic elements are RL = 0.3 , RD = 0.08 , 
VD = 1.8 V, Ron=0.18 . 
 
  
 
With vdig signal added to the current estimator, the influence of the parasitic elements is compensated. 
The current error due to og qq   is also compensated at the same time, note that both sources of error 
cause equivalent ierror shape. Considering now, no influence of the parasitic elements, a new LSB 
resolution (function of vdig) in the output voltage data qo2 and the current estimation error are redefined as: 
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V. DISCONTINUOUS CONDUCTION AUXILIARY DETECTION CIRCUIT 
Accumulated current estimation error over the half-line cycle causes input current distortion, 
decreasing the power factor value. As it has been shown in Fig. 8, 12 or 14, when it happens, the time in 
which discontinuous conduction mode (DCM) occurs is a parameter that enables the detection of 
discrepancy between ireb and iin. 
An auxiliary circuit, capable of detecting the converter mode of operation (CCM or DCM) is presented 
in this work. Figure 16 shows the hardware architecture (Fig. 17a) and the circuit behavior (Fig. 17b). A 
digital signal DCMig, indicates the converter operation mode by its logic level (e.g., DCMig = ‘0’ for 
CCM operation and DCMig = ‘1’ for DCM operation). This circuit, similar to the one described in [24] 
and [25], compares the output voltage vo, with the MOSFET drain-to-source voltage vds (used to measure 
the drive signal’s delays), adapted with two equal resistor dividers (Rds1 = Ra, Rds2 = Rb), with an analog 
comparator. In CCM operation vds > vo (due to the influence of the parasitic elements) during the whole 
OFF time, but this is not true in DCM operation. Drain-to-source voltage vds, adopts a value close to the 
input voltage as soon as input current ig reaches zero. But the inherited parasitic elements of the power 
switches cause oscillations in the drain-to-source voltage around vg [26]. 
The analog comparator output signal x1, is registered at the beginning of the switching period using the 
on-off signal rising edge, that is internally available in the digital device. If x1 is high at this sample 
instant, the boost converter is operating in DCM (DCMig = ‘1’). Conversely, if sampled x1 is low, the 
  
 
converter is operating in CCM (DCMig = ‘0’). 
In the case of the digitally rebuilt input current ireb, the signal, DCMireb, indicates if ireb=0 at the 
beginning of the switching period (DCM operation is estimated and DCMireb = ‘1’) or not (CCM 
operation is estimated and DCMireb = ‘0’). 
 
(a) 
 
(b) 
Fig. 17. DCM condition detection auxiliary circuit for the real input current. (a): Hardware architecture. (b): Circuit waveforms. 
VI. HIGH RESOLUTION FEEDBACK LOOP 
Recent works [19]-[22] avoid the input current measurement and propose a PFC digital control that 
includes the measurement of the parasitic elements (RL, VD, RD, Ron) and applies a duty cycle command d, 
according to these elements, or simply neglects their influence. But parasitic elements influence change 
with the temperature, frequency and the components used in the PFC converter. It can be observed that in 
  
 
these previously proposed solutions for sensorless PFCs use high inductance values and low switching 
frequencies in comparison with the state-of-the-art of CCM PFCs that include a current sensor.  
The estimated input current ireb, has a DCM time defined as rebDCMT , and ig has a different DCM time 
g
DCMT . A distortion in ig leads to 
reb
DCM
g
DCM TT   reducing the power factor value.  The ireb controller 
captures DCMig and DCMireb and, measures and compares gDCMT  and 
reb
DCMT . DCM time error DCMe , is 
expressed in equation (22): 
g
DCM
reb
DCMDCM TTe                      (22) 
Thus, an indirect measurement of the current estimation error is obtained by eDCM. The output voltage 
loop assures the desired output voltage vo, and depending of the vdig value, two different situations, shown 
in Fig. 18, can occur. If 0DCMe  (Fig. 18a), then ig<ireb, and it is necessary to increase vdig to decrease 
ireb to match DCM times. On the other hand, in Fig. 18b, it is presented the situation with 0DCMe , 
being ig > ireb, in which it is necessary to decrease vdig to increase ireb. 
 
(a)                         (b) 
Fig. 18. Real waveforms. Input voltage vg, real input current ig waveforms and digital signals DCMig and DCMireb for: (a) 0errorDCMT , then 
ireb > ig; and (b) for 0errorDCMT and then ireb < ig 
To obtain an universal PFC controller that compensates all the current estimation errors, the proposed 
the new feedback loop adjusts vdig to match gDCM
reb
DCM TT  . A block diagram of the proposed control loop 
  
 
is presented in Fig. 19. The DCM time error DCMe  is the input of a PID compensator, which adjusts 
internally the value of the signal vdig until DCM times match, i.e. eDCM=0.  
reb
DCMT
g
DCMT
*
gv
*
ov  
Fig. 19. Block diagram of the proposed controller. 
At the same time, this new feedback loop compensates with high resolution for the estimation errors 
not compensated by the feedforward strategy, due to the ±Tclk/2 resolution of the ton measurement 
(addressed in Section IV). In this work 10-bit ADCs are used and vdig is a 14-bit signal. Therefore, the 
output voltage value used to estimate the input current (vo*) has 14 bits (4 LSB added). A variation of ±1 
LSB of vdig represents an accumulated current error in the last switching period nu of the half line cycle 
of, ierror[nu] = ±0.15 A (with the parameters previously presented). So this new feedback loop has a 
resolution in the current estimation error of one order magnitude higher that the feedforward 
compensation, whose resolution is limited by the digital device clock period (resulting in ierror[nu] = 
±1.40 A), as presented in detail in [22]. 
VII. EXPERIMENTAL RESULTS 
A 1 kW boost converter with the proposed digital feedback loop and feedforward time compensation 
has been built and tested to illustrate the behavior of the auxiliary circuit that captures the drain-to-source 
voltage and the performance of the error compensation. The circuit scheme that corresponds to the 
experimental prototype is shown in Fig. 20. The output voltage reference is 400 Vdc with an input voltage 
ranging from 85 Vrms to 250 Vrms (universal input voltage range). The switching frequency is 72 kHz. To 
demonstrate the universality of the proposal, two different inductors have been built, and the results are 
achieved without modifying any parameter of the digital controller. The first inductor has been built with 
  
 
an RM12-3C90 core, resulting in inductance L1 = 1 mH and RL1 = 0.25 Ω. The second inductor has been 
built with a soft saturation Kool m core 77071. In this case, the inductance L2 =1.5 mH and RL2 = 0.35 
Ω. The output capacitor C = 220 uF, the MOSFET and diode used to built the prototype were an 
IRFP27N60K from International Rectified ™ with Ron = 0.18 Ω and an RHRP860 Power Diode from 
Fairchild™ with VD = 1.8 V and RD = 0.08 Ω. The digital PFC controller and the feedback loop were 
described in VHDL and implemented on a XC3S200E field programmable gate array (FPGA) of Xilinx. 
A second order ad-hoc sigma delta ADC [19] is used for the output voltage and a commercial TLV1572 
serial 10-bit ADC for the input voltage.  
 
Fig. 20. Schematic diagram of the Boost PFC Converter 
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Fig. 21. Experimental results: Value of the duty cycle modification (ton) due to the drive signal delays over the half line cycle. 
The ON-time modification (ton) due to the drive signal delays over the half line cycle is shown in Fig. 
21 for different loads (480 W and 960 W). These delays are a function of the MOSFET gate resistor 
  
 
value, drain current and the MOSFET parasitic elements. With the auxiliary circuit shown in Fig. 14, the 
value of ton is measured each switching period and the PFC algorithm is compensated instantaneously.  
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Fig. 22. Experimental results for the DCM condition detection circuit for the real input current. 
Figure 22 shows the main waveforms of the DCM condition detection circuit for the real input current 
with Rds1 = Ra= 1.2 MΩ and Rds2 = Rb = 9.31 kΩ. The digital signal, DCMireb changes to ‘1’ when the 
first DCM oscillation in the drain-to-source voltage occurs. It can be seen how experimental and 
simulated waveforms are in good agreement (Fig. 17). 
The experimental results in steady-state operation are shown in the oscillograms of Fig. 23 for different 
input voltages (85 Vrms – 60 Hz and 230 Vrms – 50 Hz), output power and both inductances (L1 and L2). It 
can be observed that sinusoidal input current is achieved and DCM times are matched. Power factor and 
Total Harmonic Distortion of the input current (THDi) values are listed in Table III for wide input 
voltage (from 85 Vrms – 60 Hz to 250 Vrms – 50 Hz) and output power ranges, fulfilling the goal 
addressed in Fig. 3. 
TABLE III. POWER FACTOR AND THDI FOR DIFFERENT CONDITIONS 
L1 = 1 mH  L2 = 1.5 mH 
Vg Pg PF THDi Pg PF THDi 
250 Vrms 
970 W 0.999 5.6 % 970 W 0.995 10.5 % 
800 W 0.998 6.3 % 800 W 0.996 9.5 % 
645 W 0.997 6.8 % 645 W 0.997 8.5 % 
460 W 0.993 8.0 % 460 W 0.994 9.0 % 
230 Vrms 
975 W 0.999 4.6 % 970 W 0.995 10.5 % 
810 W 0.998 6.0 % 800 W 0.995 9.8 % 
  
 
 
 
 
 
 
 
 
Measured THDi values are a little higher with L1 than with L2. This is caused by the current dependent 
inductance of the inductor built with a soft saturation core [27]. The aim of using this inductance in the 
proposed controller is to show the behavior of the controller under two different conditions. The use of L2 
on one hand introduces a non-linear behavior that produces higher current distortion as the current 
increases and on the other hand keeps the CCM operation for a higher load range. Despite this aspect, the 
experimental results present high power factor values for all the tested conditions. It must be remarked 
that the digital controller has not been retuned to operate under the different conditions, showing the 
universality of the approach presented in this work, with a switching frequency and inductance value 
similar to the traditional and commercial analog PFC designs. 
The time evolution of the eDCM value under a load step down (970-640 W) is shown in Fig. 24. After 
the error value peak which occurs when the load step is applied, the fine error feedback loop modifies 
vdig, compensating the DCM times error reaching a steady state condition with eDCM = 0 in around six 
seconds. During the transient time with eDCM ≠ 0 not excessive deterioration of the power factor occurs 
due to the feedforward compensation of the estimation error. 
650 W 0.998 6.0 % 640 W 0.996 9.1 % 
480 W 0.998 7.0 % 460 W 0.997 8.1 % 
180 Vrms 
825 W 0.999 4.8 % 820 W 0.994 10.5 % 
650 W 0.999 3.9 % 650 W 0.996 8.6 % 
485 W 0.998 5.0 % 485 W 0.997 7.1 % 
320 W 0.997 6.2 % 323 W 0.998 5.4 % 
120 Vrms 
495 W 0.999 4.1 % 497 W 0.995 9.8 % 
329 W 0.998 5.2 % 323 W 0.995 9.8 % 
158 W 0.989 12.8 % 159 W 0.990 10.0 % 
85 Vrms 
330 W 0.999 3.9 % 161 W 0.998 5.0 % 
161 W 0.998 5.3 % 336 W 0.996 9.0 % 
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Fig. 23. Experimental results. (a) Vo = 400 Vdc, L1= 1 mH and RL1 = 0.25 Ω. Left: Vg= 230 Vrms (50 Hz), Pg = 970 W. Right: Vg = 
85 Vrms (60 Hz), Pg = 320 W. (b) Vo = 400 Vdc, L2=1.5 mH and RL2 = 0.35 Ω. Left: Vg= 230 Vrms (50 Hz), Pg = 970 W. Right:Vg = 
85 Vrms (60 Hz), Pg = 320 W,  
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Fig. 24. Experimental results. eDCM time evolution under a 970 to 640 W load step down. 
  
 
VIII. CONCLUSION 
A universal current sensorless controller for Boost PFC stages operating in CCM has been presented. The 
current is digitally rebuilt in a digital device and this digital signal is used in the PFC current loop. Making 
the most of the digital control capabilities, the traditional current sensing analog circuit is substituted by a 
simpler circuit (two resistor dividers and a comparator) that detects DCM condition in the input current by 
translating the pulsated drain-to-source voltage into a digital signal. With this circuit, an indirect 
measurement of the current distortion is obtained by comparing the actual and estimated DCM times.  
The effect of the parasitic elements in the input current estimation for sensorless PFC Boost digital 
controllers operating in CCM has been analyzed. In this case, the current estimation is carried out by 
measuring the input, output and MOSFET drain-to-source voltages.  
The error between the estimated and actual DCM periods close to the zero crossing of the input voltage is 
a key variable to accurately correct the error in the estimation of the input current and the consequent 
distortion. An auxiliary circuit detects DCM condition in the input current comparing drain-to-source 
voltage with the output voltage during the MOSFET OFF-time. The single digital signal acquired from the 
MOSFET drain-to-source voltage drop is used by both the feedforward and feedback compensators. The 
feedforward one represents a coarse compensation of current estimation errors due to time delays. And the 
new feedback loop generates a constant digital signal to compensate current estimation errors, modifying 
the output voltage measurement used to estimate the input current, and minimizes this DCM time error. 
This feedback loop auto-tunes the value of the digital signal when the converter operates in a wide load or 
voltage range with a high resolution. An universal Boost PFC digital controller is achieved without current 
measurement, so in the point of view of the designer the complexity of the PFC controller decreases. With 
this feedback loop, parasitic element values do not need to be measured, and are compensated for 
automatically, representing a step forward in comparison with the previous works about PFC sensorless 
controllers. Experimental results show a boost PFC converter under different load conditions achieving 
high power factor with reliable performance. 
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